

MC6800

and the second desired the second second

(0 to 70°C: L or P Suffix)

MC6800C

(-40 to 85°C; L Suffix only)

### MICROPROCESSING UNIT (MPU)

The MC6800 is a monolithic 8-bit microprocessor forming the central control function for Motorola's M6800 family. Compatible with TTL, the MC6800 as with all M6800 system parts, requires only one +5.0-volt power supply, and no external TTL devices for bus interface.

The MC6800 is capable of addressing 65K bytes of memory with its 16-bit address lines. The 8-bit data bus is bidirectional as well as 3-state, making direct memory addressing and multiprocessing applications realizable.

· Eight-Bit Parallel Processing


The state of the second second

- Bi-Directional Data Bus
- Sixteen-Bit Address Bus 65K Bytes of Addressing
- 72 Instructions Variable Length
- Seven Addressing Modes Direct, Relative, Immediate, Indexed, Extended, Implied and Accumulator
- Variable Length Stack
- Vectored Restart
- Maskable Interrupt Vector
- Separate Non-Maskable Interrupt Internal Registers Saved In Stack
- Six Internal Registers Two Accumulators, Index Register, Program Counter, Stack Pointer and Condition Code Register
- Direct Memory Addressing (DMA) and Multiple Processor Capability
- Clock Rates as High as 1 MHz
- Simple Bus Interface Without TTL
- Halt and Single Instruction Execution Capability

# MOS

(N-CHANNEL, SILICON-GATE)

MICROPROCESSOR



L SUFFIX CERAMIC PACKAGE CASE 715

NOT SHOWN: P SUFFIX
PLASTIC PACKAGE
CASE 711


#### M6800 MICROCOMPUTER FAMILY MC6800 MICROPROCESSOR **BLOCK DIAGRAM BLOCK DIAGRAM** MC6800 Microprocessor Data Bus Address Bus Read Only Memory Address Data Registers Registers and Buffers Random Access **Buffers** Memory Interface Adapter ALU Input/ Interface Modem Output Adapter Control Contro! Address Data Bus Bus

ELECTRICAL CHARACTERISTICS (V<sub>CC</sub> = 5.0 V ± 5%, V<sub>SS</sub> = 0, T<sub>A</sub> = 0 to 70°C unless otherwise noted.)

Characteristic		Symbol	Min	Тур	Max	Unit
nput High Voltage	Logic p1,p2	V <sub>IH</sub> V <sub>IH</sub> C	V <sub>SS</sub> + 2.0 V <sub>CC</sub> - 0.3		V <sub>CC</sub> + 0.1	Vdc
Input Low Voltage	Logic φ1,φ2	VIL VILC	V <sub>SS</sub> - 0.3 V <sub>SS</sub> - 0.1	-	V <sub>SS</sub> + 0.8 V <sub>SS</sub> + 0.3	Vdc
Clock Overshoot/Undershoot — Input High — Input Low		Vos	V <sub>CC</sub> - 0.5 V <sub>SS</sub> - 0.5	_	V <sub>CC</sub> + 0.5 V <sub>SS</sub> + 0.5	Vdc
Input Leakage Current (V <sub>in</sub> = 0 to 5.25 V, V <sub>CC</sub> = max) (V <sub>in</sub> = 0 to 5.25 V, V <sub>CC</sub> = 0.0 V)	Logic* φ1,φ2	lin	_ _	1.0	2.5 100	μAdc
Three-State (Off State) Input Current (Vin 0.4 to 2.4 V, VCC = max)	D0-D7 A0-A15,R/W	ITSI	_ _	2.0	10 100	μAdc
Output High Voltage  (ILoad = -205 \( \text{µAdc}, \text{VCC} = \text{min} \)  (ILoad = -145 \( \text{µAdc}, \text{VCC} = \text{min} \)  (ILoad = -100 \( \text{µAdc}, \text{VCC} = \text{min} \)	D0-D7 A0-A15,R/W,VMA BA	Voн	V <sub>SS</sub> + 2.4 V <sub>SS</sub> + 2.4 V <sub>SS</sub> + 2.4	- - -	- - -	Vdc
Output Low Voltage (I <sub>Load</sub> = 1.6 mAdc, V <sub>CC</sub> = min)		VOL		-	V <sub>SS</sub> + 0.4	W
Power Dissipation		PD	_	0.600		
Capacitance # (V <sub>in</sub> = 0, T <sub>A</sub> = 25°C, f = 1.0 MHz)	φ1,φ2 TSC DBE D0-D7 Logic Inputs	C <sub>in</sub>	80 - - - -	120  7.0 10 6.5	160 15 10 12.5 8.5	pF
	A0-A15,R/W,VMA	Cout			12	pF
Frequency of Operation		f	0.1	_	1.0	MHz
Clock Timing (Figure 1) Cycle Time		tcyc	1.0	-	10	μs
Clock Pulse Width (Measured at $V_{CC} = 0.3 \text{ V}$ )	φ1 φ2	PW <sub>φH</sub>	430 450		4500 4500	ns
Total $\phi$ 1 and $\phi$ 2 Up Time		tut	940		-	ns
Rise and Fall Times (Measured between VSS + 0.3 V and	$\phi$ 1, $\phi$ 2 d V <sub>CC</sub> $-$ 0.3 V)	tφr, tφf	5.0	_	50	ns
Delay Time or Clock Separation (Measured at VOV = VSS + 0.5 V)		t <sub>d</sub>	0		9100	ns
Overshoot Duration		tos	0		40	ns

<sup>\*</sup>Except  $\overline{\text{IRQ}}$  and  $\overline{\text{NMI}}$ , which require 3 k $\Omega$  pullup load resistors for wire-OR capability at optimum operation.

FIGURE 1 - CLOCK TIMING WAVEFORM



 $<sup>^{\</sup>pm}\text{Capacitances}$  are periodically sampled rather than 100% tested.

#### **MAXIMUM RATINGS**

Rating	Symbol	Value	Unit
Supply Voltage	Vcc	-0.3 to +7.0	Vdc
Input Voltage .	Vin	-0.3 to +7.0	Vdc
Operating Temperature Range	TA	0 to +70	°C
Storage Temperature Range	T <sub>stg</sub>	-55 to +150	°C
Thermal Resistance	θJA	70	°C/W


This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.


READ/WRITE TIMING Figures 2 and 3, f = 1.0 MHz, Load Circuit of Figure 6.


Characteristic	Symbol	Min	Тур	Max	Unit
Address Delay	tAD	_	220	300	ns
Peripheral Read Access Time  tacc = tut - (tAD + tDSR)	tacc	_	-	540	ns
Data Setup Time (Read)	tDSR	100	_	-	ns
Input Data Hold Time	tH	10	-	-	ns
Output Data Hold Time	tH	10	25	-	ns
Address Hold Time (Address, R/W, VMA)	t <sub>AH</sub>	50	75	-	ns
Enable High Time for DBE Input	tEH	450	-	- 1	ns
Data Delay Time (Write)	tDDW	-	165	225	ns
Processor Controls* Processor Control Setup Time Processor Control Rise and Fall Time Bus Available Delay Three State Enable Three State Delay Data Bus Enable Down Time During φ1 Up Time (Figure 3) Data Bus Enable Delay (Figure 3)	tPCS tPCr, tPCf tBA tTSE tTSD tDBE tDBED	200   - - 150 300		- 100 300 40 700 - -	ns ns ns ns ns
Data Bus Enable Rise and Fall Times (Figure 3)	tDBEr, tDBEf	201Z	_	25	ns

<sup>\*</sup>Additional information is given in Figures 12 through 16 of the Family Characteristics — see pages 17 through 20.

FIGURE 2 - READ DATA FROM MEMORY OR PERIPHERALS








CL, LOAD CAPACITANCE (pF)


C<sub>L</sub> includes stray capacitance







MOTOROLA Semiconductor Products Inc. -

# FIGURE 6 - BUS TIMING TEST LOAD




# TYPICAL POWER SUPPLY CURRENT





# **EXPANDED BLOCK DIAGRAM**



(AA)

MOTOROLA Semiconductor Products Inc.

### MPU SIGNAL DESCRIPTION

Proper operation of the MPU requires that certain control and timing signals be provided to accomplish specific functions and that other signal lines be monitored to determine the state of the processor.

Clocks Phase One and Phase Two  $(\phi 1, \phi 2)$  — Two pins are used for a two-phase non-overlapping clock that runs at the VCC voltage level.

Address Bus (A0-A15) — Sixteen pins are used for the address bus. The outputs are three-state bus drivers capable of driving one standard TTL load and 130 pF. When the output is turned off, it is essentially an open circuit. This permits the MPU to be used in DMA applications.

Data Bus (D0-D7) — Eight pins are used for the data bus. It is bi-directional, transferring data to and from the memory and peripheral devices. It also has three-state output buffers capable of driving one standard TTL load and 130 pF.

Halt — When this input is in the low state, all activity in the machine will be halted. This input is level sensitive. In the halt mode, the machine will stop at the end of an instruction, Bus Available will be at a one level, Valid Memory Address will be at a zero, and all other three-state lines will be in the three-state mode.

Transition of the Halt line must not occur during the last 250 ns of phase one. To insure single instruction operation, the Halt line must go high for one Clock cycle.

Three-State Control (TSC) — This input causes all of the address lines and the Read/Write line to go into the off or high impedance state. This state will occur 700 ns after TSC = 2.0 V. The Valid Memory Address and Bus Available signals will be forced low. The data bus is not affected by TSC and has its own enable (Data Bus Enable). In DMA applications, the Three-State Control line should be brought high on the leading edge of the Phase One Clock. The  $\phi1$  clock must be held in the high state and the  $\phi2$  in the low state for this function to operate properly. The address bus will then be available for other devices to directly address memory. Since the MPU is a dynamic device, it can be held in this state for only 4.5  $\mu$ s or destruction of data will occur in the MPU.

Read/Write (R/W) — This TTL compatible output signals the peripherals and memory devices whether the MPU is in a Read (high) or Write (low) state. The normal standby state of this signal is Read (high). Three-State Control going high will turn Read/Write to the off (high impedance) state. Also, when the processor is halted, it will be in the off state. This output is capable of driving one standard TTL load and 90 pF.

Valid Memory Address (VMA) — This output indicates to peripheral devices that there is a valid address on the address bus. In normal operation, this signal should be utilized for enabling peripheral interfaces such as the PIA and ACIA. This signal is not three-state. One standard TTL load and 90 pF may be directly driven by this active high signal.

Data Bus Enable (DBE) — This input is the three-state control signal for the MPU data bus and will enable the bus drivers when in the high state. This input is TTL compatible; however in normal operation, it would be driven by the phase two clock. During an MPU read cycle, the data bus drivers will be disabled internally. When it is desired that another device control the data bus such as in Direct Memory Access (DMA) applications, DBE should be held low.

Bus Available (BA) — The Bus Available signal will normally be in the low state; when activated, it will go to the high state indicating that the microprocessor has stopped and that the address bus is available. This will occur if the Halt line is in the low state or the processor is in the WAIT state as a result of the execution of a WAIT instruction. At such time, all three-state output drivers will go to their off state and other outputs to their normally inactive level. The processor is removed from the WAIT state by the occurrence of a maskable (mask bit I = 0) or nonmaskable interrupt. This output is capable of driving one standard TTL load and 30 pF.

Interrupt Request (IRQ) - This level sensitive input requests that an interrupt sequence be generated within the machine. The processor will wait until it completes the current instruction that is being executed before it recognizes the request. At that time, if the interrupt mask bit in the Condition Code Register is not set, the machine will begin an interrupt sequence. The Index Register, Program > Counter, Accumulators, and Condition Code Register are stored away on the stack. Next the MPU will respond to the interrupt request by setting the interrupt mask bit high so that no further interrupts may occur. At the end of the cycle, a 16-bit address will be loaded that points to a vectoring address which is located in memory locations FFF8 and FFF9. An address loaded at these locations causes the MPU to branch to an interrupt routine in memory.

The Halt line must be in the high state for interrupts to be serviced. Interrupts will be latched internally while Halt is low.

The  $\overline{IRQ}$  has a high impedance pullup device internal to the chip; however a 3 k $\Omega$  external resistor to VCC should be used for wire-OR and optimum control of interrupts.

Reset — This input is used to reset and start the MPU from a power down condition, resulting from a power failure or an initial start-up of the processor. If a high level is detected on the input, this will signal the MPU to begin the restart sequence. This will start execution of a routine to initialize the processor from its reset condition. All the higher order address lines will be forced high. For the restart, the last two (FFFE, FFF) locations in memory will be used to load the program that is addressed by the program counter. During the restart routine, the interrupt mask bit is set and must be reset before the MPU can be interrupted by IRO.



Figure 9 shows the initialization of the microprocessor after restart. Reset must be held low for at least eight clock periods after VCC reaches 4.75 volts. If Reset goes high prior to the leading edge of  $\phi$ 2, on the next  $\phi$ 1 the first restart memory vector address (FFFE) will appear on the address lines. This location should contain the higher order eight bits to be stored into the program counter. Following, the next address FFFF should contain the lower order eight bits to be stored into the program counter.

Non-Maskable Interrupt (NMI) — A low-going edge on this input requests that a non-mask-interrupt sequence be generated within the processor. As with the Interrupt Request signal, the processor will complete the current instruction that is being executed before it recognizes the NMI signal. The interrupt mask bit in the Condition Code Register has no effect on NMI.

The Index Register, Program Counter, Accumulators, and Condition Code Register are stored away on the stack. At the end of the cycle, a 16-bit address will be loaded that points to a vectoring address which is located in memory locations FFFC and FFFD. An address loaded at these locations causes the MPU to branch to a non-maskable interrupt routine in memory.

 $\overline{\text{NMI}}$  has a high impedance pullup resistor internal to the chip; however a 3 k $\Omega$  external resistor to VCC should be used for wire-OR and optimum control of interrupts.

Inputs  $\overline{IRQ}$  and  $\overline{NMI}$  are hardware interrupt lines that are sampled during  $\phi 2$  and will start the interrupt routine on the  $\phi 1$  following the completion of an instruction.

Figure 10 is a flow chart describing the major decision paths and interrupt vectors of the microprocessor. Table 1 gives the memory map for interrupt vectors.





TABLE 1 - MEMORY MAP FOR INTERRUPT VECTORS

Vector	Danninsia.
MS LS	Description
FFFE FFFF	Restart
FFFC FFFD	Non-maskable Interrupt
FFFA FFFB	Software Interrupt
FFF8 FFF9	Interrupt Request





#### MPU REGISTERS

The MPU has three 16-bit registers and three 8-bit registers available for use by the programmer (Figure 11).

**Program Counter** — The program counter is a two byte (16-bits) register that points to the current program address.

Stack Pointer — The stack pointer is a two byte register that contains the address of the next available location in an external push-down/pop-up stack. This stack is normally a random access Read/Write memory that may

have any location (address) that is convenient. In those applications that require storage of information in the stack when power is lost, the stack must be non-volatile.

Index Register — The index register is a two byte register that is used to store data or a sixteen bit memory address for the Indexed mode of memory addressing.

Accumulators — The MPU contains two 8-bit accumulators that are used to hold operands and results from an arithmetic logic unit (ALU).



MOTOROLA Semiconductor Products Inc. -

FIGURE 11 – PROGRAMMING MODEL OF THE MICROPROCESSING UNIT

7
ACCA
Accumulator A
7
ACCB
Accumulator B

15
IX
Index Register

15
PC
Program Counter

15
SP
Stack Pointer


7
Condition Codes Register

Carry (From Bit 7)

Half Carry (From Bit 3)

Overflow Zero Negative Interrupt

FIGURE 12 - SAVING THE STATUS OF THE MICROPROCESSOR IN THE STACK





Condition Code Register — The condition code register indicates the results of an Arithmetic Logic Unit operation: Negative (N), Zero (Z), Overflow (V), Carry from bit 7 (C), and half carry from bit 3 (H). These bits of the Condition Code Register are used as testable conditions for the conditional branch instructions. Bit 4 is the interrupt mask bit (I). The unused bits of the Condition Code Register (b6 and b7) are ones.

Figure 12 shows the order of saving the microprocessor status within the stack.

### MPU INSTRUCTION SET

The MC6800 has a set of 72 different instructions. Included are binary and decimal arithmetic, logical, shift, rotate, load, store, conditional or unconditional branch, interrupt and stack manipulation instructions (Tables 2 thru 6).

#### MPU ADDRESSING MODES

The MC6800 eight-bit microprocessing unit has seven address modes that can be used by a programmer, with the addressing mode a function of both the type of instruction and the coding within the instruction. A summary of the addressing modes for a particular instruction can be found in Table 7 along with the associated instruction execution time that is given in machine cycles. With a clock frequency of 1 MHz, these times would be microseconds.

Accumulator (ACCX) Addressing — In accumulator only addressing, either accumulator A or accumulator B is specified. These are one-byte instructions.

Immediate Addressing — In immediate addressing, the operand is contained in the second byte of the instruction except LDS and LDX which have the operand in the second and third bytes of the instruction. The MPU addresses

this location when it fetches the immediate instruction for execution. These are two or three-byte instructions.

Direct Addressing — In direct addressing, the address of the operand is contained in the second byte of the instruction. Direct addressing allows the user to directly address the lowest 256 bytes in the machine i.e., locations zero through 255. Enhanced execution times are achieved by storing data in these locations. In most configurations, it should be a random access memory. These are two-byte instructions.

Extended Addressing — In extended addressing, the address contained in the second byte of the instruction is used as the higher eight-bits of the address of the operand. The third byte of the instruction is used as the lower eight-bits of the address for the operand. This is an absolute address in memory. These are three-byte instructions.

Indexed Addressing — In indexed addressing, the address contained in the second byte of the instruction is added to the index register's lowest eight bits in the MPU. The carry is then added to the higher order eight bits of the index register. This result is then used to address memory. The modified address is held in a temporary address register so there is no change to the index register. These are two-byte instructions.

Implied Addressing — In the implied addressing mode the instruction gives the address (i.e., stack pointer, index register, etc.). These are one-byte instructions.

Relative Addressing — In relative addressing, the address contained in the second byte of the instruction is added to the program counter's lowest eight bits plus two. The carry or borrow is then added to the high eight bits. This allows the user to address data within a range of -125 to +129 bytes of the present instruction. These are two-byte instructions.

TABLE 2 - MICROPROCESSOR INSTRUCTION SET - ALPHABETIC SEQUENCE

ABA	Add Accumulators	CLR	Clear	PUL	Pull Data
ADC ADD AND ASL	Add with Carry Add Logical And Arithmetic Shift Left	CLV CMP COM CPX	Clear Overflow Compare Complement Compare Index Register	ROL ROR RTI RTS	Rotate Left Rotate Right Return from Interrupt Return from Subroutine
BCC BCS BEQ	Arithmetic Shift Right Branch if Carry Clear Branch if Carry Set Branch if Equal to Zero	DAA DEC DES DEX	Decimal Adjust Decrement Decrement Stack Pointer Decrement Index Register	SBA SBC SEC SEI	Subtract Accumulators Subtract with Carry Set Carry Set Interrupt Mask
BGE BGT	Branch if Greater or Equal Zero Branch if Greater than Zero	EOR	Exclusive OR	SEV STA	Set Overflow Store Accumulator
BHI BIT BLE	Branch if Higher Bit Test Branch if Less or Equal	INC INS INX	Increment Increment Stack Pointer Increment Index Register	STS STX SUB	Store Accumulator Store Stack Register Store Index Register Subtract
BLS BLT BMI	Branch if Lower or Same Branch if Less than Zero Branch if Minus	JMP JSR	Jump Jump to Subroutine	SWI	Software Interrupt Transfer Accumulators
BNE BPL BRA BSR	Branch if Not Equal to Zero Branch if Plus Branch Always Branch to Subroutine	LDA LDS LDX LSR	Load Accumulator Load Stack Pointer Load Index Register Logical Shift Right	TAP TBA TPA TST	Transfer Accumulators to Condition Code Reg. Transfer Accumulators Transfer Condition Code Reg. to Accumulator Test
BVC BVS	Branch if Overflow Clear Branch if Overflow Set	NEG NOP	Negate No Operation	TSX	Transfer Stack Pointer to Index Register Transfer Index Register to Stack Pointer
CBA	Compare Accumulators Clear Carry	ORA	Inclusive OR Accumulator	WAI	Wait for Interrupt
CLI	Clear Interrupt Mask	PSH	Push Data		



TABLE 3 - ACCUMULATOR AND MEMORY INSTRUCTIONS

		IN.	ME	1	01	REC	1	IIV	DEX	- 1	CX	TND			LIE		(All register labels	5	4	3 2	1	0
			-	-			-			-					-		refer to contents)	H	1	NZ	2 1	1 0
PERATIONS	MNEMONIC	OP	~	#	OP	~	=	OP	-	=	OP	-	=	OP	-	=	100000	++	+	+	+	+
dd	ADDA	38	2	2	9B	3	2	AB	5	2	ВВ	4	3				A + M - A	1.1		1		
du	ADDB	CB	2	2	DB	3	2	EB	5	2	FB	4	3				B + M - B	1:1	•	1		
44.4	ABA	00								1			1	1B	2	1	A + B → A	11	•			1
dd Acmltrs		89	2	2	99	3	2	A9	5	2	89	4	3				A + M + C - A	1:1	•	1		1
dd with Carry	ADCA	C9	2	2	D9	3	2	E9	5	2	F9	4	3				B + M + C → B	11	•	1	1 :	:
	ADCB				94	3	2	A4	5	2	B4	4	3				$A \cdot M \rightarrow A$	0		1	1 1	R
Ind	ANDA	84	2	2							F4	4	3				B·M→B			1	1 1	R
	ANDB	C4	2	2	D4	3	2	E4	5	2			1				A·M			1		R
it Test	BITA	85	2	2	95	3	2	A5	5	2	85	4	3									R
	BITB	C5	2	2	05	3	2	E5	5	2	F5	4	3				B · M		-	. 1		R
Clear	CLR							6F	7	2	7F	6	3			1	00 → M	1 1				R
,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	CLRA									1				4F	2	1	00 → A		•			
	CLRB													5F	2	1	00 → B		•	R		R
	CMPA	81	2	2	91	3	2	A1	5	2	B1	4	3				A - M		•	1	1	1
Compare		C1	2	2	DI	3	2	E1	5	2	F1	4	3				B – M		•	1		1
	CMPB	1 01	-	-	01		-	-						11	2	1	A – B		•	1	1	1
Compare Acmitrs	CBA							62	,	2	72	6	3				M→M			1	1	R
Complement, 1's	COM							63	7	2	73	0	"	43	2	1	Ā → A			1	1	R
	COMA	1															8→8			1		R
	COMB	1												53	2	1				:		D
Complement, 2's	NEG	1						60	7	2	70	6	3				00 - M → M	1		1		1
(Negate)	NEGA	1												40	2	1	00 - A → A					
yater	NEGB	1											1	50	2	1	00 - B → B		•	1		1
Desired Adires A		1												19	2	1	Converts Binary Add. of BCD Characters		•	1	1	1 4
Decimal Adjust, A	DAA																into BCD Format					
								CA	7	2	7A	6	3				M − 1 → M			1	1	4
Decrement	DEC							6A	7	2	114	0	3		2	,	A − 1 → A			1	1	4
	DECA	1												4A	2	1				t	. 1	4
	DECB	1												5A	2	1	B - 1 → B			:		R
Exclusive OR	EORA	88	2	2	98	3	2	A8	5	2	B8	4	3				A⊕M → A			1:1		
CACIDATE OT	EORB	C8	2	2	08	3	2	E8	5	2	F8	4	3				B⊕M → B			1		R
	INC	1 00						6C	7	2	7C	6	3				M + 1 → M			1		3
Increment		1						1			1			4C	2	1	A + 1 → A			1	1	3
	INCA							1						5C	2	1	B + 1 → B			t	1	(3)
	INCB						2	100		2	DC	4	3	1 30			M→A			11	1	R
Load Acmitr	LDAA	86		2	96	3	2	A6	5	2	B6									t	1	R
	LDAB	C6	2	2	06	3	2	E6	5	2	F6	4	3	1000			M→B		1	1		R
Or, Inclusive	ORAA	1 8A	2	2	9A	3	2	AA	5	2	BA	4	3				A + M → A			1	1	
OI, INCIDATE	ORAB	CA		2	DA	3	2	EA	5	2	FA	4	3	1			B + M → B			1	1	R
Push Data	PSHA													36	4	1	A → MSP, SP - 1 → SP			•	•	
rush Data	PSHB				1									37	4	1	B → MSP, SP - 1 → SP				•	
		1												32	4	1						
Pull Data	PULA													33	4	1						•
	PULB							100	7	2	79	6	3				M) ======			1	t	6
Rotate Left	ROL							69	,	-	13	0	3	1 .0	2					1	t	<u>6</u>
	ROLA							1 18						49	2	1				1		6
	ROLB													59	2	1	10%		1	1	1:1	
Rotate Right	ROR	1						66	7	2	76	6	3	1			M		1.	1:	1:	6
	RORA	1												46	2	1					1	6
	RORB	1												56	2	1	B) C 67 - 60			1	1	6
								68	7	2	78	6	3	1			M) -			1	1	6
Shift Left, Arithmetic	ASL				1			00		-	1"		,	48	2	1	A			1:	1	6
	ASLA										1			58	2	1				1	1	6
	ASLB							1	-		1		•	20	-	'	10)			1	t	6
Shift Right, Arithmetic	ASR							67	7	2	177	6	3				I M		1		1	Ğ
	ASRA										1			47	2	1				1.	1	6
	ASRB				1									57	2	1	0,		1	1	1	
Shift Right, Logic	LSR	1			1			64	7	2	74	6	3				M -			1		6
Jiiit ingirt, Logic	LSRA													44	2	1	A 0			1		6
														54	2	1	B 67 60 C			R	1 '	6
	LSRB				97	, ,	. :	A7	6	2	87	5	3				A - M			1	1	R
Store Acmitr.	STAA													1			B→M	1				R
	STAB				0					2				1				1		1	1	
Subtract	SUBA	8			90					2				1			A - M - A		1	1:		
	SUBB	C	0 2	!	0	0 3	3	EO	5	2	FO	4	3				B - M → B			1	1	
Subtract Acmitrs.	SBA													10	2	1		1	11	1	1	
	SBCA	2	2 2	,	9	2 :	3	2 AZ	5	2	B2	4	3				A - M - C → A		•	1.		1
Subtr. with Carry			2 2		0			E2		2							B - M - C → B		•	1	1	t
	SBCB	10			10			1	,		1.			16	2	1				1	1:	R
Transfer Acmitrs	TAB				1									17				1		1		1
	TBA				1										-			1		1		1
Test, Zero or Minus	TST							60	7	2	70	6	3	1			M - 00	-				
	TSTA				1									40								
														1 50	2	1	1 B - 00				1 1	R

- OP Operation Code (Hexadecimal);
- Number of MPU Cycles;
- Number of Program Bytes;
- Arithmetic Plus; Arithmetic Minus; Boolean AND;

- MSP Contents of memory location pointed to be Stack Pointer;

•

Boolean Inclusive OR; Boolean Exclusive OR;

Complement of M; M

Transfer Into;

Bit = Zero;

00 Byte = Zero;

Note - Accumulator addressing mode instructions are included in the column for IMPLIED addressing

#### CONDITION CODE SYMBOLS:

- Half-carry from bit 3;
- Interrupt mask Negative (sign bit) Zero (byte)
- Overflow, 2's complement
- Carry from bit 7
- Reset Always Set Always
- Test and set if true, cleared otherwise
- Not Affected



MOTOROLA Semiconductor Products Inc. .

# TABLE 4 - INDEX REGISTER AND STACK MANIPULATION INSTRUCTIONS

COND. CODE REG.

		16	AME	D	D	REC	T	11	NDE	X	E	XTN	0	IM	PLIE	D		5	4	-	2	1
POINTER OPERATIONS	MNEMONIC	OP	~	#	OP	~	#	OP	~	#	OP	~	#	OP	~	#	BOOLEAN/ARITHMETIC OPERATION	1		N		
Compare index Reg Decrement Index Reg Decrement Stack Pntr Increment Index Reg Increment Stack Pntr Load Index Reg Load Stack Pntr Store Index Reg Store Stack Pntr Indx Reg -> Stack Pntr	CPX DEX DES INX INS LDX LDS STX STS TXS	SC CE SE	3 3 3	3 3 3	DE 9E DF 9F	4 4 5 5	2 2 2 2 2	EE AE EF AF	6 6 7	2 2 2 2 2	FE BE FF BF	5 5 6 6	3 3 3 3	09 34 08 31	4 4 4 4	1 1 1 1	XH - M, XL - (M + 1) $X - 1 \rightarrow X$ $SP - 1 \rightarrow SP$ $X + 1 \rightarrow X$ $SP + 1 \rightarrow SP$ $M \rightarrow XH, (M + 1) \rightarrow XL$ $M \rightarrow SPH, (M + 1) \rightarrow SPL$ $XH \rightarrow M, XL \rightarrow (M + 1)$ $SPH \rightarrow M, SPL \rightarrow (M + 1)$ $X - 1 \rightarrow SP$ $SP + 1 \rightarrow X$				1 1 1 1 1	R R


# TABLE 5 - JUMP AND BRANCH INSTRUCTIONS

COND. CODE REG.

		RE	LATI	VE	11	NDE)	(	E	XTN	D	IM	PLIE	0		5	4	3	2	1	0
OPERATIONS	MNEMONIC	OP	~	#	OP	~	#	OP	~	#	OP	~	#	BRANCH TEST	н	1	N	Z	V	C
Branch Always	BRA	20	4	2										None						1:
Branch If Carry Clear	BCC	24	4	2							1			C = 0				-		1.
Branch If Carry Set	BCS	25	4	2							633			C = 1		•		9	1	1.
Branch If = Zero	BEQ	27	4	2										Z = 1		•		-	1:	1
Branch If ≥ Zero	BGE	20	4	2							1			N ⊕ V = 0				1 .	1:	1
Branch If > Zero	BGT	2E	4	2						1.00				Z + (N ⊕ V) = 0		0			-	17
Branch If Higher	BHI	22	4	2										C + Z = 0					1:	1
Branch If ≤ Zero	BLE	2F	4	2										Z + (N				1		1
Branch If Lower Or Same	BLS	23	4	2										C + Z = 1				-		1
Branch If < Zero	BLT	20	4	2					1					N ⊕ V = 1				-		
Branch If Minus	BMI	2B	4	2		-								N = 1					1:	
Branch If Not Equal Zero	BNE	26	4	2										Z = 0	1:		0	1:	1:	1
Branch If Overflow Clear	BVC	28	4	2										V = 0			1 .	1		
Branch If Overflow Set	BVS	29	4	2								1		V = 1	1.	1	1	1		
Branch If Plus	BPL	2A	4	2									1.	N = 0	1		1.	1.		
Branch To Subroutine	BSR	80	8	2			1								-	-	-			1
Jump	JMP				6E	4	2	7E	3	3				See Special Operations		0	1.			
Jump To Subroutine	JSR				AD	8	2	BD	9	3		1		)		1				
No Operation	NOP										01	2	1	Advances Prog. Cntr. Only	-	1		(10)	1 -	'
Return From Interrupt	RTI							1		1	3B	10	1!			1 .	1 .		1 .	1
Return From Subroutine	RTS			1	1	1		1			39	5	1	On Service Constitute	1.					1
Software Interrupt	SWI		-			1		1			3F	12	1	See Special Operations		(11	1			
Wait for Interrupt*	WAI						-	1	-		3E	9	1	)		To			1	

<sup>\*</sup>WAI puts Address Bus, R/W, and Data Bus in the three-state mode while VMA is held low.





# TABLE 6 - CONDITION CODE REGISTER MANIPULATION INSTRUCTIONS

COND. CODE REG. IMPLIED 5 4 3 2 1 BOOLEAN OPERATION H N Z V MNEMONIC OP # **OPERATIONS** 0 - C 00 2 Clear Carry CLC Clear Interrupt Mask CLI 0E 2 0 -1  $0 \rightarrow V$ . Clear Overflow CLV 0A 2 S 00 2 1 - C Set Carry SEC OF 2 1-1 . S • . Set Interrupt Mask SEI 1 - V 2 . . S . SEV 08 Set Overflow 2 A → CCR 12 Acmitr A → CCR 06 TAP CCR → A TPA 07 CCR → Acmltr A

CONDITION CODE REGISTER NOTES: (Bit set if test is true and cleared otherwise)

				(0: 11)	T . 0: 1:4 f
1	(Bit V)	Test: Result = 10000000?	1	(Bit N)	
2	(Bit C)	Test: Result = 00000000?	8	(Bit V)	Test: 2's complement overflow from subtraction of MS bytes?
2	(Bit C)	Test: Decimal value of most significant BCD Character greater than nine?	9	(Bit N)	Test: Result less than zero? (Bit 15 = 1)
3	(Bit C)	(Not cleared if previously set.)	10	(AII)	Load Condition Code Register from Stack. (See Special Operations)
4	(Bit V)	Test: Operand = 10000000 prior to execution?	11	(Bit I)	Set when interrupt occurs. If previously set, a Non-Maskable
. 5	(Bit V)	Test: Operand = 01111111 prior to execution?			Interrupt is required to exit the wait state.
6	(Bit V)	Test: Set equal to result of N⊕C after shift has occurred.	12	(AII)	Set according to the contents of Accumulator A.
6	(Bit V)	Test: Set equal to result of WHC after shift has occurred.		1,,	




TABLE 7 – INSTRUCTION ADDRESSING MODES AND ASSOCIATED EXECUTION TIMES (Times in Machine Cycles)

						/ 1 11	1163		acimio	0,0.00,								
	(Dual Operand)	ACCX	Immediate	Direct	Extended	Indexed	Implied	Relative			(Dual Operand)	ACCX	Immediate	Direct	Extended	Indexed	Implied	
	=	4					2			INC		2			6	7		
ABA				•	•	•				INS							4	
ADC	X		2	3	4	5	•	•		INX							4	
ADD	X	•	2 2 2	3	4	5 5		•		JMP					3	4		
AND ASL ASR BCC BCS BEA	X			3	4		•			JSR					9	8 5		
ASL		2 2		•	6	7	•	•		LDA	×		2	3	4	5		
ASR		2	•		6	7		•		LDS	^		2	4	5	6		
BCC				•	•	•		4		LDX			3	4	5	6		
BCS		•			•	•	•	4		LSR		2			6	6 7 7		
BEA				•	•		•	4		NEG		2			6	7		
HIGH			•	•			•	4		NOP							2	
BGT			•	•			•	4		OPA	×		2	3	4	5		
BGT BHI BIT				•	4	:	•			ORA PSH	^						4	
BIT	x	•	2	3		5	•	4		PUL							4	
BLE			•		•	•		4		BOL		2			6	7		
BLS		•	•	•		•	:	4		ROL		2			6	7		
BLT			•	•	•			4		RTI							10	
BMI			•	•	•	•	•	4		RTS							5 2	
BMI BNE BPL				•	•	•	•	4		SBA							2	
BPL				•	•	•	:	4		SBC	x		2	3	4	5		
BRA			•	•	•	•		8		SBC SEC SEI SEV STA STS STX SUB							2 2 2	
BSR BVC BVS CBA CLC CLI CLR CLV CMP COM		•	•	•	•	•	•	4		SEL							2	
BVC		•	•		•	•	•	4		SEV								
BVS		•	•	•	•	•	2			STA	x			4	5	6		
CBA		•	•	•	•		2	:		STS				5 5 3	6	7	•	
CLC				•		•	2			STX				5	6	7		
CLI		•	•	•	6	7				SUB	×		2	3	4	5.		
CLR		2	•	•			2	:		SWI							12	
CLV		•	2	3	4	5				TAB							2	
CMP	X				6	7	:	:		TAP							2 2 2 2	
COM		2	•	4	5	6	:	:		TBA							2	
CPX			3				2			TPA							2	
DAA DEC DES		•		•	6	7		:		TPA TST TSX		2			6	7		
DEC		2		•				_		TSX							4	
DES										TSX							4	
DEX			•	•	4	5		•		WAI							9	
EOR	X		2	3	4	5				1171								

NOTE: Interrupt time is 12 cycles from the end of the instruction being executed, except following a WAI instruction. Then it is 4 cycles.





0.575 0.605

0.020 0.060

100

| 0.015 | 0.021 | 0.030 | 0.055 | 1. LEADS, TRUE POSITIONED WITHIN | 0.100 BSC | 0.030 | 0.070 | 0.008 | 0.013 | 0.100 | 0.165 | 0.100 | 0.165 | 0.100 | 0.165 | 0.100 | 0.165 | 0.011 | 0.011 | 0.011 | 0.011 | 0.011 | 0.011 | 0.011 | 0.011 | 0.011 | 0.011 | 0.011 | 0.011 | 0.011 | 0.011 | 0.011 | 0.011 | 0.011 | 0.011 | 0.011 | 0.011 | 0.011 | 0.011 | 0.011 | 0.011 | 0.011 | 0.011 | 0.011 | 0.011 | 0.011 | 0.011 | 0.011 | 0.011 | 0.011 | 0.011 | 0.011 | 0.011 | 0.011 | 0.011 | 0.011 | 0.011 | 0.011 | 0.011 | 0.011 | 0.011 | 0.011 | 0.011 | 0.011 | 0.011 | 0.011 | 0.011 | 0.011 | 0.011 | 0.011 | 0.011 | 0.011 | 0.011 | 0.011 | 0.011 | 0.011 | 0.011 | 0.011 | 0.011 | 0.011 | 0.011 | 0.011 | 0.011 | 0.011 | 0.011 | 0.011 | 0.011 | 0.011 | 0.011 | 0.011 | 0.011 | 0.011 | 0.011 | 0.011 | 0.011 | 0.011 | 0.011 | 0.011 | 0.011 | 0.011 | 0.011 | 0.011 | 0.011 | 0.011 | 0.011 | 0.011 | 0.011 | 0.011 | 0.011 | 0.011 | 0.011 | 0.011 | 0.011 | 0.011 | 0.011 | 0.011 | 0.011 | 0.011 | 0.011 | 0.011 | 0.011 | 0.011 | 0.011 | 0.011 | 0.011 | 0.011 | 0.011 | 0.011 | 0.011 | 0.011 | 0.011 | 0.011 | 0.011 | 0.011 | 0.011 | 0.011 | 0.011 | 0.011 | 0.011 | 0.011 | 0.011 | 0.011 | 0.011 | 0.011 | 0.011 | 0.011 | 0.011 | 0.011 | 0.011 | 0.011 | 0.011 | 0.011 | 0.011 | 0.011 | 0.011 | 0.011 | 0.011 | 0.011 | 0.011 | 0.011 | 0.011 | 0.011 | 0.011 | 0.011 | 0.011 | 0.011 | 0.011 | 0.011 | 0.011 | 0.011 | 0.011 | 0.011 | 0.011 | 0.011 | 0.011 | 0.011 | 0.011 | 0.011 | 0.011 | 0.011 | 0.011 | 0.011 | 0.011 | 0.011 | 0.011 | 0.011 | 0.011 | 0.011 | 0.011 | 0.011 | 0.011 | 0.011 | 0.011 | 0.011 | 0.011 | 0.011 | 0.011 | 0.011 | 0.011 | 0.011 | 0.011 | 0.011 | 0.011 | 0.011 | 0.011 | 0.011 | 0.011 | 0.011 | 0.011 | 0.011 | 0.011 | 0.011 | 0.011 | 0.011 | 0.011 | 0.011 | 0.011 | 0.011 | 0.011 | 0.011 | 0.011 | 0.011 | 0.011 | 0.011 | 0.011 | 0.011 | 0.011 | 0.011 | 0.011 | 0.011 | 0.011 | 0.011 | 0.011 | 0.011 | 0.011 | 0.011 | 0.011 | 0.011 | 0.011 | 0.011 | 0.011 | 0.011 | 0.011 | 0.011 | 0.011 | 0.011 | 0.011 | 0.011 | 0.011 | 0.011 | 0.011



MOTOROLA Semiconductor Products Inc. .

0.38

0.76

0.76

0.20

2.54

14.60

2.54 BSC

D

F

G

Н

K

L

M

0.53

1.40

1.78

0.33

4.19

15.37

100

1.52

# SUMMARY OF CYCLE BY CYCLE OPERATION

Table 8 provides a detailed description of the information present on the Address Bus, Data Bus, Valid Memory Address line (VMA), and the Read/Write line (R/W) during each cycle for each instruction.

This information is useful in comparing actual with expected results during debug of both software and hard-

ware as the control program is executed. The information is categorized in groups according to Addressing Mode and Number of Cycles per instruction. (In general, instructions with the same Addressing Mode and Number of Cycles execute in the same manner; exceptions are indicated in the table.)

# TABLE 8 - OPERATION SUMMARY

Address Mode and Instructions	Cycles	Cycle #	VMA Line	Address Bus	R/W Line	Data Bus
MMEDIATE	1					
ADC EOR		1	1	Op Code Address	1	Op Code
ADD LDA AND ORA BIT SBC	2	2	1	Op Code Address + 1	1	Operand Data
CMP SUB	-	1	1	Op Code Address	1	Op Code
CPX LDS	3	2	1	Op Code Address + 1	1	Operand Data (High Order Byte)
LDX	"	3	1	Op Code Address + 2	1	Operand Data (Low Order Byte)
DIRECT		1 -				
ADC EOR	Т	1	1	Op Code Address	1	Op Code
ADD LDA	1 .	2	1	Op Code Address + 1	1	Address of Operand
AND ORA BIT SBC CMP SUB	3	3	1	Address of Operand	1 .	Operand Data
CPX		1	1	Op Code Address	1	Op Code
LDS	4	2	1	Op Code Address + 1	1	Address of Operand
LDX	4	3	1	Address of Operand	1	Operand Data (High Order Byte)
		4	1	Operand Address + 1	1	Operand Data (Low Order Byte)
STA	1	1	1	Op Code Address	1	Op Code
	4	2	1	Op Code Address + 1	1	Destination Address
		3	0	Destination Address	1	Irrelevant Data (Note 1)
		4	1	Destination Address	0	Data from Accumulator
STS		1.	1	Op Code Address	1	Op Code
STX		2	1	Op Code Address + 1	1	Address of Operand
	5	3	0	Address of Operand	1	Irrelevant Data (Note 1)
		4	1	Address of Operand	0	Register Data (High Order Byte)
		5	1	Address of Operand + 1	0	Register Data (Low Order Byte)
INDEXED						Locada
JMP		1	1	Op Code Address	1	Op Code
	4	2	1	Op Code Address + 1	1	Offset Irrelevant Data (Note 1)
		3	0	Index Register	1 !	Irrelevant Data (Note 1)
		4	0	Index Register Plus Offset (w/o Carry)	1	
ADC EOR		1	1	Op Code Address	1	Op Code
ADD LDA AND ORA		2	1	Op Code Address + 1	1 1	Offset Irrelevant Data (Note 1)
BIT SBC	5	3	0	Index Register	1	Irrelevant Data (Note 1)
CMP SUB		4	0	Index Register Plus Offset (w/o Carry)	1	
	189	5	1	Index Register Plus Offset		Operand Data
CPX	A	1	1	Op Code Address	1 1	Op Code Offset
LDS LDX		2	1	Op Code Address + 1	1	Irrelevant Data (Note 1)
COX	6	3	0	Index Register	1 !	Irrelevant Data (Note 1)
		4	0	Index Register Plus Offset (w/o Carry)		Operand Data (High Order Byte)
		5	1	Index Register Plus Offset	1	Operand Data (High Order Byte)  Operand Data (Low Order Byte)
		6	1	Index Register Plus Offset + 1	1	Operand Data (Low Order Byte)



Address Mode	Cueles	Cycle #	VMA Line	Address Bus	R/W Line	Data Bus
and Instructions  NDEXED (Continued)	Cycles	#	rine	71001000 200		
STA (Continued)		1	1	Op Code Address	1	Op Code
"		2	1	Op Code Address + 1	1	Offset
		3	0	Index Register	1	Irrelevant Data (Note 1)
	6	4	0	Index Register Plus Offset (w/o Carry)	1	Irrelevant Data (Note 1)
		5	0	Index Register Plus Offset	1	Irrelevant Data (Note 1)
		6	1	Index Register Plus Offset	0	Operand Data
ASL LSR		1	1	Op Code Address	1	Op Code
ASR NEG		2	1	Op Code Address + 1	1	Offset
CLR ROL COM ROR		3	0	Index Register	1	Irrelevant Data (Note 1)
DEC TST	7	4	0	Index Register Plus Offset (w/o Carry)	1	Irrelevant Data (Note 1)
NC		5	1	Index Register Plus Offset	1	Current Operand Data
		6	0	Index Register Plus Offset	1	Irrelevant Data (Note 1)
		7	1/0	Index Register Plus Offset	0	New Operand Data (Note 3)
			(Note			
STS		1	1	Op Code Address	1	Op Code
STX		2	1	Op Code Address + 1	1	Offset
		3	0	Index Register	1	Irrelevant Data (Note 1)
	7	4	0	Index Register Plus Offset (w/o Carry)	1	Irrelevant Data (Note 1)
		5	0	Index Register Plus Offset	1	Irrelevant Data (Note 1)
		6	1	Index Register Plus Offset	0	Operand Data (High Order Byte)
		7	1	Index Register Plus Offset + 1	0	Operand Data (Low Order Byte)
ICD	+	1	1	Op Code Address	1	Op Code
JSR		2	1 ;	Op Code Address + 1	1	Offset
		3	0	Index Register	1	Irrelevant Data (Note 1)
		4	1	Stack Pointer	0	Return Address (Low Order Byte)
	8		1	Stack Pointer — 1	0	Return Address (High Order Byte)
		5	0	Stack Pointer — 1 Stack Pointer — 2	1	Irrelevant Data (Note 1)
		6	0	Index Register	1	Irrelevant Data (Note 1)
		7 8	0	Index Register Plus Offset (w/o Carry)	1	Irrelevant Data (Note 1)
EXTENDED		1 0	1 0	mach register i to a construction of the		
JMP		1	1	Op Code Address	1	Op Code
	3	2	1	Op Code Address + 1	1	Jump Address (High Order Byte)
		3	1	Op Code Address + 2	1	Jump Address (Low Order Byte)
ADC EOR		1	1	Op Code Address	1	Op Code
ADD LDA	4	2	1	Op Code Address + 1	1	Address of Operand (High Order Byt
AND ORA BIT SBC	4	3	1	Op Code Address + 2	1	Address of Operand (Low Order Byte
CMP SUB		4	1	Address of Operand	1	Operand Data
CPX		1	1	Op Code Address	1	Op Code
LDS		2	1	Op Code Address + 1	1	Address of Operand (High Order Byt
LDX	5	3		Op Code Address + 2	1	Address of Operand (Low Order Byte
1 - 1 A 3 - 1		4	1	Address of Operand	1	Operand Data (High Order Byte)
AN THE		5	1	Address of Operand + 1	1	Operand Data (Low Order Byte)
STA A		1	1	Op Code Address	1	Op Code
STA B		2		Op Code Address + 1	1	Destination Address (High Order Byt
100 A A A	5	3		Op Code Address + 2	1	Destination Address (Low Order Byt
		4		Operand Destination Address	1	Irrelevant Data (Note 1)
	S Z	1 8		Operand Destination Address	0	Data from Accumulator
ASL LSR		1	-	Op Code Address	1	Op Code
ASR NEG		1 2		Op Code Address + 1	1	Address of Operand (High Order Byt
CLR ROL COM ROR			1	Op Code Address + 2	1	Address of Operand (Low Order Byt
DEC TST	6		1 1	Address of Operand	1	Current Operand Data
INC			5 0	Address of Operand	1	Irrelevant Data (Note 1)
			1/0	Address of Operand	0	New Operand Data (Note 3)

Address Mode		Cycle	VMA		R/W	Data Bus
and Instructions	Cycles	#	Line	Address Bus	Line	Data Bus
XTENDED (Continued	)				11	Op Code
STS STX		1	1	Op Code Address		Address of Operand (High Order Byte)
	6	2	1	Op Code Address + 1		Address of Operand (Low Order Byte)
		3	1	Op Code Address + 2	1 1	Irrelevant Data (Note 1)
		4	0	Address of Operand		Operand Data (High Order Byte)
		5	1	Address of Operand	0	Operand Data (Low Order Byte)
		6	1	Address of Operand + 1	1	Op Code
JSR		1	1	Op Code Address		Address of Subroutine (High Order Byte)
		2	1	Op Code Address + 1	1 1	Address of Subroutine (Low Order Byte)
		3	1	Op Code Address + 2		Op Code of Next Instruction
		4	1	Subroutine Starting Address	1	Return Address (Low Order Byte)
	9	5	1	Stack Pointer	0	Return Address (High Order Byte)
		6	1	Stack Pointer — 1	0	Irrelevant Data (Note 1)
		7	0	Stack Pointer – 2	1 1	Irrelevant Data (Note 1)
		8	0	Op Code Address + 2	1	Address of Subroutine (Low Order Byte)
		9	1	Op Code Address + 2	1	Address of Subroutine (Low Craci Byte)
INHERENT						Op Code
ABA DAA SEC	2	1	1	Op Code Address	1 1	Op Code of Next Instruction
ASL DEC SEI ASR INC SEV		2	1	Op Code Address + 1	1	Op Code of Next Histraction
CBA LSR TAB						
CLC NEG TAP CLI NOP TBA						
CLR ROL TPA						
CLV ROR TST COM SBA						
DES	+	1	1	Op Code Address	1	Op Code
DEX		2	1	Op Code Address + 1	1	Op Code of Next Instruction
INS	4	3	0	Previous Register Contents	1	Irrelevant Data (Note 1)
IIV.		4	0	New Register Contents	1	Irrelevant Data (Note 1)
PSH		1	1	Op Code Address	1	Op Code
FOIT		2	1	Op Code Address + 1	1	Op Code of Next Instruction
	4	3	1	Stack Pointer	0	Accumulator Data
		4	0	Stack Pointer — 1	1	Accumulator Data
DIII		1	1	Op Code Address	1	Op Code
PUL	4	2	1	Op Code Address + 1	1	Op Code of Next Instruction
		3	0	Stack Pointer	1	1rrelevant Data (Note 1)
		4	1	Stack Pointer + 1	1	Operand Data from Stack
TCV	4	1	1	Op Code Address	1	Op Code
TSX 		2	1	Op Code Address + 1	1	. Op Code of Next Instruction
		3	0	Stack Pointer	1	Irrelevant Data (Note 1)
		4	0	New Index Register	1	Irrelevant Data (Note 1)
TXS		1	1	Op Code Address	1	Op Code
		2	1	Op Code Address + 1	1	Op Code of Next Instruction
	4	3	0	Index Register	1	Irrelevant Data
		4	0	New Stack Pointer	1	Irrelevant Data
RTS		1	1	Op Code Address	1	Op Code
	ASP	2	1	Op Code Address + 1	1	Irrelevant Data (Note 2)
	5	3	0	Stack Pointer	1	Irrelevant Data (Note 1)
	5	4	1	Stack Pointer + 1	1	Address of Next Instruction (High Order Byte)
		5	1	Stack Pointer + 2	1	Address of Next Instruction (Low Order Byte)



TADIEQ	OPERATION SUM	MARY (Continued)

Address Mode and Instructions	Cycles	Cycle #	VMA Line	Address Bus	R/W Line	Data Bus
INHERENT (Continued)				0-0-1-0-1-	11	Op Code
WAI		1	1	Op Code Address	1	Op Code of Next Instruction
		2	1	Op Code Address + 1	0	Return Address (Low Order Byte)
		3	1	Stack Pointer	0	Return Address (High Order Byte)
		4	1	Stack Pointer — 1		Index Register (Low Order Byte)
	9	5	1	Stack Pointer – 2	0	Index Register (Low Order Byte) Index Register (High Order Byte)
		6	1	Stack Pointer — 3	0	
		7	1	Stack Pointer — 4	0	Contents of Accumulator A
		8	1	Stack Pointer - 5	0	Contents of Accumulator B
		9	1	Stack Pointer — 6 (Note 4)	1	Contents of Cond. Code Register
RTI		1	1	Op Code Address	1	Op Code
		2	1	Op Code Address + 1	1	Irrelevant Data (Note 2)
		3	0	Stack Pointer	1	Irrelevant Data (Note 1)
		4	1	Stack Pointer + 1	1	Contents of Cond. Code Register from Stack
	10	5	1	Stack Pointer + 2	1	Contents of Accumulator B from Stack
		6	1	Stack Pointer + 3	1	Contents of Accumulator A from Stack
		7	1	Stack Pointer + 4	1	Index Register from Stack (High Order Byte)
		8	1	Stack Pointer + 5	1	Index Register from Stack (Low Order Byte)
		9	1	Stack Pointer + 6	1	Next Instruction Address from Stack (High Order Byte)
		10	1	Stack Pointer + 7	1	Next Instruction Address from Stack (Low Order Byte)
SWI		1	1	Op Code Address	1	Op Code
		2	1	Op Code Address + 1	1	Irrelevant Data (Note 1)
		3	1	Stack Pointer	0	Return Address (Low Order Byte)
		4	1	Stack Pointer 1	0	Return Address (High Order Byte)
		5	1	Stack Pointer — 2	0	Index Register (Low Order Byte)
		6	1	Stack Pointer — 3	0	Index Register (High Order Byte)
	12	7	1	Stack Pointer – 4	0	Contents of Accumulator A
		8	1	Stack Pointer – 5	0	Contents of Accumulator B
		9	1	Stack Pointer — 6	0	Contents of Cond. Code Register
		10	0	Stack Pointer - 7	1	Irrelevant Data (Note 1)
		11	1	Vector Address FFFA (Hex)	1	Address of Subroutine (High Order Byte)
		12	1	Vector Address FFFB (Hex)	1	Address of Subroutine (Low Order Byte)
RELATIVE		1				
BCC BHI BNE		1	1	Op Code Address	1 1	Op Code
BCS BLE BPL BEQ BLS BRA	4	2	1	Op Code Address + 1	1	Branch Offset
BGE BLT BVC		3	0	Op Code Address + 2	1	Irrelevant Data (Note 1)
BGT BMI BVS		4	0	Branch Address	1	Irrelevant Data (Note 1)
BSR		1	1	Op Code Address	1	Op Code
20 A		2	1	Op Code Address + 1	1	Branch Offset
		3	0	Return Address of Main Program	1	Irrelevant Data (Note 1)
		4	1	Stack Pointer	0	Return Address (Low Order Byte)
	8	5	1	Stack Pointer — 1	0	Return Address (High Order Byte)
		6	0	Stack Pointer - 2	1	Irrelevant Data (Note 1)
	A	7	0	Return Address of Main Program	1	Irrelevant Data (Note 1)
		8	0	Subroutine Address	1	Irrelevant Data (Note 1)

If device which is addressed during this cycle uses VMA, then the Data Bus will go to the high impedance three-state condition. Depending on bus capacitance, data from the previous cycle may be retained on the Data Bus.

Data is ignored by the MPU.

For TST, VMA = 0 and Operand data does not change.

While the MPU is waiting for the interrupt, Bus Available will go high indicating the following states of the control lines: VMA is low; Address Bus, R/W, and Data Bus are all in the high impedance state. Note 1.

Note 2.

Note 3.

Note 4.



MOTOROLA Semiconductor Products Inc.