

MOS
LSI

TMS 4116 JL
16,384-BIT DYNAMIC RANDOM-ACCESS MEMORY


OCTOBER 1977

- 16,384 X 1 Organization
- 10% Tolerance on All Supplies
- All Inputs Including Clocks TTL-Compatible
- Unlatched Three-State Fully TTL-Compatible Output
- 3 Performance Ranges:

ACCESS TIME	ACCESS TIME	READ OR	READ, MODIFY	RAS
ROW ADDRESS (MAX)	COLUMN ADDRESS (MAX)	WRITE CYCLE	WRITE CYCLE	A0
TMS 4116-15	150 ns	100 ns	375 ns	375 ns
TMS 4116-20	200 ns	135 ns	375 ns	375 ns
TMS 4116-25	250 ns	165 ns	410 ns	515 ns

- Page-Mode Operation for Faster Access Time
- Common I/O Capability with "Early Write" Feature
- Low-Power Dissipation
 - Operating 462 mW (max)
 - Standby 20 mW (max)
- 1-T Cell Design, N-Channel Silicon-Gate Technology
- 16-Pin 300-Mil Package Configuration

16-PIN CERAMIC
DUAL IN-LINE PACKAGE
(TOP VIEW)



PIN NOMENCLATURE			
A0-A6	Address Inputs	W	Write Enable
CAS	Column address strobe	VBB	-5-V power supply
D	Data input	VCC	+5-V power supply
Q	Data output	VDD	+12-V power supply
RAS	Row address strobe	VSS	0-V ground

description

The TMS 4116 JL series is composed of monolithic high-speed dynamic 16,384-bit MOS random-access memories is organized as 16,384 one-bit words, and employs single-transistor storage cells and N-channel silicon-gate technology.

All inputs and outputs are compatible with Series 74 TTL circuits including clocks: Row Address Strobe $\overline{\text{RAS}}$ (or $\overline{\text{R}}$) and Column Address Strobe $\overline{\text{CAS}}$ (or $\overline{\text{C}}$). All address lines (A0 through A6) and data-in (D) are latched on chip to simplify system design. Data out (Q) is unlatched to allow greater system flexibility.

Typical power dissipation is less than 350 milliwatts active and 6 milliwatts during standby (VCC is not required during standby operation). To retain data, only 10 milliwatts average power is required which includes the power consumed to refresh the contents of the memory.

The TMS 4116 JL series is offered in a 16-pin dual in-line package and is guaranteed for operation from 0°C to 70°C. Packages are designed for insertion in mounting hole rows on 300-mil centers.

operation

address (A0 through A6)

Fourteen address bits are required to decode 1 of 16,384 storage cell locations. Seven row address bits are set up on pins A0 through A6 and latched onto the chip by the row-address strobe ($\overline{\text{RAS}}$). Then the seven column-address bits are set up on pins A0 through A6 and latched onto the chip by the column-address strobe ($\overline{\text{CAS}}$). All addresses must be stable on or before the falling edges of $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$. $\overline{\text{RAS}}$ is similar to a chip enable in that it activates the sense amplifiers as well as the row decoder. $\overline{\text{CAS}}$ is used as a chip select activating the column decoder and the input and output buffers.

[†]The term "read-write cycle" is sometimes used as an alternative title to "read-modify-write cycle".

PRELIMINARY DATA SHEET:
Supplementary data will be
published at a later date.

TEXAS INSTRUMENTS
INCORPORATED
POST OFFICE BOX 5012 • DALLAS, TEXAS 75222

201

101

TMS 4116 JL 16,384-BIT DYNAMIC RANDOM-ACCESS MEMORY

write enable (\bar{W})

The read or write mode is selected through the write enable (\bar{W}) input. A logic high on the \bar{W} input selects the read mode and a logic low selects the write mode. The write enable terminal can be driven from standard TTL circuits without a pull-up resistor. The data input is disabled when the read mode is selected. When \bar{W} goes low prior to \bar{CAS} , data-out will remain in the high-impedance state for the entire cycle permitting common I/O operation.

data-in (D)

Data is written during a write or read-modify-write cycle. The latter falling edge of \bar{CAS} or \bar{W} strobes data into the on-chip data latch. This latch can be driven from standard TTL circuits without a pull-up resistor. In an early write cycle \bar{W} is brought low prior to \bar{CAS} and the data is strobed in by \bar{CAS} with setup and hold times referenced to this signal. In a delayed write or read-modify-write cycle, \bar{CAS} will already be low, thus the data will be strobed in by \bar{W} with setup and hold times referenced to this signal.

data-out (Q)

The three state output buffer provides direct TTL compatibility (no pull-up resistor required) with a fan-out of two Series 74 TTL loads. Data-out is the same polarity as data-in. The output is in the high-impedance (floating) state until \bar{CAS} is brought low. In a read cycle the output goes active after the enable time interval $t_a(C)$ that begins with the negative transition of \bar{CAS} as long as $t_a(R)$ is satisfied. The output becomes valid after the access time has elapsed and remains valid while \bar{CAS} is low; \bar{CAS} going high returns it to a high-impedance state. In an early write cycle, the output is always in the high-impedance state. In a delayed write or read-modify-write cycle, the output will follow the sequence for the read cycle.

refresh

A refresh operation must be performed at least every two milliseconds to retain data. Since the output buffer is in the high-impedance state unless \bar{CAS} is applied, the \bar{RAS} only refresh sequence avoids any output during refresh. Strobing each of the 128 row addresses (A0 through A6) with \bar{RAS} causes all bits in each row to be refreshed. \bar{CAS} remains high (inactive) for this refresh sequence, thus conserving power.

page mode

Page mode operation allows effectively faster memory access by keeping the same row address and strobing successive column addresses onto the chip. Thus, the time required to setup and strobe the row addresses is eliminated. To extend beyond the 128 column locations on a single RAM, the row address and \bar{RAS} is applied to multiple 16K RAMs \bar{CAS} is decoded to select the proper RAM.

power up

V_{BB} must be applied to the device either before or at the same time as the other supplies and removed last. Failure to observe this precaution will cause dissipation in excess of the absolute maximum ratings due to internal forward bias conditions. This also applies to system use, where failure of the V_{BB} supply must immediately shut down the other supplies. After power up, eight memory cycles must be performed to achieve proper device operation.


101

TEXAS INSTRUMENTS
INCORPORATED

POST OFFICE BOX 5012 • DALLAS, TEXAS 75222

TMS 4116 JL
16,384-BIT DYNAMIC RANDOM-ACCESS MEMORY

functional block diagram



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)*

Voltage on any pin (see Note 1)	-0.5 to 20 V
Voltage on V_{CC} , V_{DD} supplies with respect to V_{SS}	-1 to 15 V
Short circuit output current	50 mA
Power dissipation	1 W
Operating free-air temperature range	0°C to 70°C
Storage temperature range	-65°C to 150°C

NOTE 1: Under absolute maximum ratings, voltage values are with respect to the most negative supply voltage, V_{BB} (substrate), unless otherwise noted. Throughout the remainder of this data sheet, voltage values are with respect to V_{SS} .

*Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

recommended operating conditions

PARAMETER	MIN	NOM	MAX	UNIT
Supply voltage, V_{BB}	-4.5	-5	-5.5	V
Supply voltage, V_{CC}	4.5	5	5.5	V
Supply voltage, V_{DD}	10.8	12	13.2	V
Supply voltage, V_{SS}	0			V
High-level input voltage, V_{IH}	All inputs except RAS, CAS, WRITE	2.4	7	V
	RAS, CAS, WRITE	2.7	7	V
Low-level input voltage, V_{IL}		-1	0	V
Refresh time, $t_{refresh}$			2	ms
Operating free-air temperature, T_A	0	70		°C

TMS 4116 JL 16,384-BIT DYNAMIC RANDOM-ACCESS MEMORY

electrical characteristics over full ranges of recommended operating conditions (unless otherwise noted)

PARAMETERS		TEST CONDITIONS	MIN	TYP†	MAX	UNIT
V_{OH}	High-level output voltage	$I_{OH} = -5 \text{ mA}$	2.4			V
V_{OL}	Low-level output voltage	$I_{OL} = 4.2 \text{ mA}$		0.4		V
I_I	Input current (leakage)	$V_I = 0 \text{ V to } 7 \text{ V}$, All other pins = 0 V except $V_{BB} = -5 \text{ V}$	-10	10		μA
I_O	Output current (leakage)	$V_O = 0 \text{ to } 5.5 \text{ V}$, CAS high	-10	10		μA
I_{B81}	Average operating current during read or write cycle	Minimum cycle time	50	200		μA
I_{CC1}^*				4**		mA
I_{DD1}			27	35		mA
I_{B82}	Standby current	After 1 memory cycle	10	100		μA
I_{CC2}		RAS and CAS high	-10	10		μA
I_{DD2}			0.5	1.5		mA
I_{B83}	Average refresh current	Minimum cycle time	50	200		μA
I_{CC3}		RAS cycling, CAS high	-10	10		μA
I_{DD3}			20	27		mA
I_{B84}	Average page mode current	Minimum cycle time	50	200		μA
I_{CC4}^*		RAS low, CAS cycling		4**		
I_{DD4}			20	27		mA

* V_{CC} is applied only to the output buffer, so I_{CC} depends on output loading.

** Output loading two standard TTL loads.

capacitance over recommended supply voltage range and operating free-air temperature range, $f = 1 \text{ MHz}$

PARAMETER			TYP†	MAX	UNIT
$C_{I(A)}$	Input capacitance, address inputs		4	5	pF
$C_{I(D)}$	Input capacitance, data input		4	5	pF
$C_{I(RC)}$	Input capacitance, strobe inputs		8	10	pF
$C_{I(W)}$	Input capacitance, write enable input		8	10	pF
C_o	Output capacitance		5	7	pF

† All typical values are at $T_A = 25^\circ\text{C}$ and nominal supply voltages.

switching characteristics over recommended supply voltage range and operating free-air temperature range

PARAMETER	TEST CONDITIONS	ALT. SYMBOL	TMS 4116-15		TMS 4116-20		TMS 4116-25		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
$t_{a(C)}$	$C_L = 100 \text{ pF}$, Load = 2 Series 74 TTL gates	t_{CAC}		100		135		165	ns
$t_{a(R)}$	$t_{RLCL} = \text{MAX}$, $C_L = 100 \text{ pF}$, Load = 2 Series 74 TTL gates	t_{TRAC}		150		200		250	ns
t_{pxz}	$C_L = 100 \text{ pF}$, Load = 2 Series 74 TTL gates	t_{OFF}	0	40	0	50	0	60	ns


TMS 4116 JL
16,384-BIT DYNAMIC RANDOM-ACCESS MEMORY

timing requirements over recommended supply voltage range and operating free-air temperature range

PARAMETER	ALT. SYMBOL	TMS 4116-15		TMS 4116-20		TMS 4116-25		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
$t_{c(P)}$	Page mode cycle time	t_{PC}	170	225	275			ns
$t_{c(rd)}$	Read cycle time	t_{RC}	375	375	410			ns
$t_{c(W)}$	Write cycle time	t_{WC}	375	375	410			ns
$t_{c(RW)}$	Read, modify-write cycle time	t_{RWC}	375	375	515			ns
$t_{w(CH)}$	Pulse width, column address strobe high (precharge time)	t_{CP}	60	80	100			ns
$t_{w(CL)}$	Pulse width, column address strobe low	t_{CAS}	100 10,000	135 10,000	165 10,000			ns
$t_{w(RH)}$	Pulse width, row address strobe high (precharge time)	t_{RP}	100	120	150			ns
$t_{w(RL)}$	Pulse width, row address strobe low	t_{RAS}	150 10,000	200 10,000	250 10,000			ns
$t_w(W)$	Write pulse width	t_{WP}	45	55	75			ns
t_T	Transition times (rise and fall) for RAS and CAS	t_T	3 35	3 50	3 50			ns
$t_{su(AC)}$	Column address setup time	t_{ASC}	-10	-10	-10			ns
$t_{su(AR)}$	Row address setup time	t_{ASR}	0	0	0			ns
$t_{su(D)}$	Data setup time	t_{DS}	0	0	0			ns
$t_{su(rd)}$	Read command setup time	t_{RCS}	0	0	0			ns
$t_{su(WCH)}$	Write command setup time before CAS high	t_{CWL}	60	80	100			ns
$t_{su(WRH)}$	Write command setup time before RAS high	t_{RWL}	60	80	100			ns
$t_h(ACL)$	Column address hold time after CAS low	t_{CAH}	45	55	75			ns
$t_h(ARL)$	Row address hold time	t_{RAH}	20	25	35			ns
$t_h(ARL)$	Column address hold time after RAS low	t_{AR}	95	120	160			ns
$t_h(CRL)$	CAS hold time after RAS low	t_{CSH}	150	200	250			ns
$t_h(DCL)$	Data hold time after CAS low	t_{DH}	45	55	75			ns
$t_h(DRL)$	Data hold time after RAS low	t_{DHR}	95	120	160			ns
$t_h(DWL)$	Data hold time after W low	t_{DH}	45	55	75			ns
$t_h(rd)$	Read command hold time	t_{RCH}	0	0	0			ns
$t_h(WCL)$	Write command hold time after CAS low	t_{WCH}	45	55	75			ns
$t_h(WRL)$	Write command hold time after RAS low	t_{WCR}	95	120	160			ns
t_{CHRL}	Delay time, column address strobe high to row address strobe	t_{CRP}	-20	-20	-20			ns
t_{CLRH}	Delay time, column address strobe low to row address strobe high	t_{RSH}	100	135	165			ns
t_{CLWL}	Delay time, column address strobe low to W low (read, modify-write cycle only)	t_{CWD}	70	95	125			ns
t_{REF}	Refresh period	t_{REF}		2	2	2	ms	
t_{RLCL}	Delay time, row address strobe low to column address strobe low (maximum value specified only to guarantee access time)	t_{RCD}	20 50	25 65	35 85			ns
t_{RLWL}	Delay time, row address strobe low to W low (read, modify-write cycle only)	t_{RWD}	120	160	200			ns
t_{WLCL}	Delay time, W low to column address strobe low (early write cycle)	t_{WCS}	-20	-20	-20			ns

TMS 4116 JL
16,384-BIT DYNAMIC RANDOM-ACCESS MEMORY


read cycle timing



TEXAS INSTRUMENTS
INCORPORATED
POST OFFICE BOX 5012 • DALLAS, TEXAS 75222

TMS 4116 JL
16,384-BIT DYNAMIC RANDOM-ACCESS MEMORY


early write cycle timing



TEXAS INSTRUMENTS
INCORPORATED
POST OFFICE BOX 5012 • DALLAS, TEXAS 75222

TMS 4116 JL
16,384-BIT DYNAMIC RANDOM-ACCESS MEMORY


write cycle timing



TEXAS INSTRUMENTS
INCORPORATED
POST OFFICE BOX 5012 • DALLAS, TEXAS 75222

TMS 4116 JL
16,384-BIT DYNAMIC RANDOM-ACCESS MEMORY


read-write/read-modify-write cycle timing



TEXAS INSTRUMENTS
INCORPORATED
POST OFFICE BOX 5012 • DALLAS, TEXAS 75222

TMS 4116 JL
16,384-BIT DYNAMIC RANDOM-ACCESS MEMORY

page-mode write cycle timing




TEXAS INSTRUMENTS
INCORPORATED

POST OFFICE BOX 5012 • DALLAS, TEXAS 75222

TMS 4116 JL
16,384-BIT DYNAMIC RANDOM-ACCESS MEMORY


page-mode read cycle timing



TEXAS INSTRUMENTS
INCORPORATED
POST OFFICE BOX 5012 • DALLAS, TEXAS 75222

**TMS 4116 JL
16,384-BIT DYNAMIC RANDOM-ACCESS MEMORY**

RAS-only refresh timing




timing diagram conventions

TIMING DIAGRAM SYMBOL	INPUT FORCING FUNCTIONS	OUTPUT RESPONSE FUNCTIONS
	Must be steady high or low	Will be steady high or low
	High-to-low changes permitted	Will be changing from high to low sometime during designated interval
	Low-to-high changes permitted	Will be changing from low to high sometime during designated interval
	Don't Care	State unknown or changing
	(Does not apply)	Center line is high-impedance off-state

TEXAS INSTRUMENTS
INCORPORATED
POST OFFICE BOX 5012 • DALLAS, TEXAS 75222

TMS 4116 JL
16,384-BIT DYNAMIC RANDOM-ACCESS MEMORY



TI cannot assume any responsibility for any circuits shown or represent that they are free from patent infringement.
 TEXAS INSTRUMENTS RESERVES THE RIGHT TO MAKE CHANGES AT ANY TIME IN ORDER TO IMPROVE DESIGN AND TO SUPPLY THE BEST PRODUCT POSSIBLE.

TEXAS INSTRUMENTS
INCORPORATED
 POST OFFICE BOX 5012 • DALLAS • TEXAS 75222

TEXAS INSTRUMENTS



06270 - VILLENEUVE LOUBET
B.P. 5
Tel. (93) 20 01 01

31500 - TOULOUSE
L'Astian
100 Allée de Barcelone
Tel. (61) 21 30 32

92350 - LE PLESSIS ROBINSON
La Bour Sidère
Bât. A, R.N. 186
Tel. (1) 630 23 43

38240 - MEYLAN
1, Av. de la Chartreuse
Tel. (76) 90 45 74

69002 - LYON
31, Quai Rambaud
Tel. (78) 37 35 85

83500 - LA SEYNE SUR MER
Quartier Gavet
Tel. (94) 94 85 11

35000 - RENNES
9, Place de Bretagne
Tel. (99) 79 54 81

BELGIE - BELGIQUE
Mercure Centre
Rue de la Fusée/Raketstraat 100
(Parallèle Av. Léopold III)
1130 - Bruxelles/Brussels
Tel. (2) 720 80 00